

# Configuring Resets Demo Script

## Introduction


This demonstration provides high-level instructions on configuring the resets for the Zynq™ UltraScale+™ MPSoC.


## Preparation

- Necessary files are located at \$TRAINING\_PATH/MPSoC\_Resets/support and \$TRAINING\_PATH/CustEdIP
  - reset\_demo\_completer.tcl
  - completer\_helper.tcl (helper script containing common hardware operations)
- Required hardware: None
- Supporting materials:
  - Suggested: *Zynq UltraScale+ MPSoC Technical Reference Guide* (UG1085)

## Configuring Clocks and Resets

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Click the <b>Vivado</b> icon to launch the Vivado™ Design Suite.</li> </ul>	
<ul style="list-style-type: none"> <li>From the Tcl command console:               <pre>cd \$::env(TRAINING_PATH)/MPSoC_Resets/support</pre> </li> <li>Load the Tcl script provided to build the project:               <pre>source reset_demo_completer.tcl</pre> </li> <li>Specify the default language, platform, and processor:               <pre>use VHDL use ZCU104 use APU</pre> </li> <li>Build the hardware:               <pre>make buildStartingPoint</pre> </li> </ul>	<ul style="list-style-type: none"> <li>Builds a simple project with a Zynq UltraScale+ MPSoC device.</li> </ul>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Start by comparing the resets from the Zynq SoC PS to those available in the Zynq UltraScale+ MPSoC PS.</li> <li>The Zynq SoC PS has a reset available to the PL for each of the four clock domains that it drives.</li> <li>The Zynq UltraScale+ MPSoC PS offers no such resets.</li> </ul>	
<p>Now look at the rest of the provided design that was built when the demo was started.</p> <ul style="list-style-type: none"> <li>The Tcl file generated a block design with GPIO connects to the LED on the ZCU104 board. The GPIO is connected to the clock and reset.</li> <li>The block design should resemble the figure below.</li> </ul>	
 <p>The diagram illustrates a block design for a Zynq UltraScale+ MPSoC. The central component is the 'zynq_ultra_ps_e_0' block, which is a Zynq UltraScale+ MPSoC. It is connected to a 'pullMSb' block (containing 'Div[95:0]' and 'Dou[0:0]') and an 'axi_gpio_0' block. The 'axi_gpio_0' block is connected to a 'GPIO' pin. A 'Processor System Reset' block ('rst_ps8_0_96M') provides resets to the MPSoC and the AXI Interconnect. The AXI Interconnect ('ps8_0_axi_periph') provides resets to the 'axi_gpio_0' block. The MPSoC also provides resets to the AXI Interconnect. The 'axi_gpio_0' block is connected to a 'GPIO' pin.</p>	
<p>Question: Clocks and resets are usually coupled in some way. Why?</p> <p>Answer: Because the resets must be synchronous to a clock. Otherwise, there may be issues when an element enters or exits reset.</p>	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Click the net connected to <b>pl_clk0</b> on the PS.</li> <li>Notice the connections, especially to the Processor System Reset block.</li> </ul>	<ul style="list-style-type: none"> <li>The importance here is that the clock is tied to the reset block and therefore the resets are synchronous to this clock.</li> </ul>
<p>Question: Where did the Processor System Reset block come from?</p> <p>Answer: When the Run Connection Automation tool runs, it will automatically instantiate the Processor System Reset block to provide the necessary resets to an AXI-based system.</p> <p>Question: What resets are available? When do you think they might be used?</p> <p>Answer:</p> <ul style="list-style-type: none"> <li><b>mb_reset</b>: For the MicroBlaze™ processor (if present).</li> <li><b>bus_struct_reset</b>: Reset for certain types of buses.</li> <li><b>peripheral_reset</b>: Active high reset.</li> <li><b>interconnect_aresetn</b>: Used to reset the interconnect. The interconnect must come out of reset earlier than the peripherals.</li> <li><b>peripheral_aresetn</b>: Active low reset for the peripherals.</li> </ul>	
<p>Clock line:</p> 	
<p>Question: So how can the user cause the logic in the PL to reset?</p> <p>Answer: Use the EMIO GPIO.</p> <p>Now look at another portion of the design.</p>	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Expand the PS's GPIO_O interface to reveal emio_gpio_0[94:0].</li> </ul>	<ul style="list-style-type: none"> <li>Unlike the PS in the Zynq-7000 SoC, which only has 64 GPIO signals connecting the PS to the PL, the Zynq UltraScale MPSoC offers 95 connections.</li> </ul>
<ul style="list-style-type: none"> <li>Knowing that the EMIO GPIO can be used and that only one signal is needed to indicate a reset to the PL, a slice is used to extract one of the 96 signals from the emio_gpio_o bus.</li> </ul>	
<p>The diagram illustrates the hardware configuration for the Processor System Reset block in a ZYNQ UltraScale+ MPSoC. A Slice is used to extract a single-bit signal from the 95-bit emio_gpio_o[94:0] bus. This signal is connected to the rst_ps8_0_96M block, which provides the external reset input to the Processor System Reset block. Other signals shown include M_AXI_HP0_LPD, GPIO_O, pl_resetn0, pi_clk0, and various internal resets like slowest_sync_clk, ext_reset_in, aux_reset_in, mb_debug_sys_rst, dom_locked, mb_reset, bus_struct_reset[0:0], peripheral_reset[0:0], interconnect_aresetn[0:0], and peripheral_aresetn[0:0].</p>	
<ul style="list-style-type: none"> <li>The one-bit wide signal is fed from the slice into the external reset pin of the Processor System Reset block.</li> <li>It could have been fed into ext_reset_in just as easily if an aux_reset_in were required.</li> <li>Remember that this is an active low input, so the software would have to drive this signal high to bring the logic in the PL out of reset. You could just as easily add an inverter between the slice and Processor System Reset block to have this be an active high reset.</li> </ul>	
<ul style="list-style-type: none"> <li>Close the Vivado Design Suite.</li> </ul>	

## Summary

This demo showed one way to configure the primary reset from the Zynq UltraScale+ MPSoC PS to the PL. As you have seen, not all resets are controlled by the dedicated silicon. Users can create their own as needed.